Abstract
Introduction
The development of behavioral models of digital Integrated Circuits (IC) ports is a key resource for the assessment of EMC and Signal Integrity (SI) effects on fast digital circuits. Such an assessment is mainly achieved by simulating the evolution of signals on interconnects and requires accurate and efficient models of IC ports. Behavioral models, that are simplified models obtained from waveforms computed or measured at devices ports, match this requirement.
In this paper we address the development of behavioral models via parametric representations, that have useful advantages. The estimation of such models includes the selection of their structures and automatically takes into account all the effects significantly influencing the relations between the port variables. Besides, the estimation data can be obtained from actual measurement and the accuracy of the estimated model are weakly sensitive to their load conditions. Such a modeling approach is alternative to the widely used approach based on simplified equivalent circuits (e.g., see the Input/output Buffer Information Specification (IBIS) [1] ), and can be usefully exploited to achieve high accuracy levels. In addition, such models can be estimated directly from transient measurement on real devices.
Modeling processes are proposed for both input and output ports and are applied to some example commercial devices.
Drivers models
The modeling of a digital IC output port (driver hereafter) via a parametric model amounts to relate its port voltage and current by a suitable parametric equation. The equation (or model representation) must be nonstationary, in order to take into account the port logic state and state transitions. Different model representations are possible, yet we obtain the best results by using the following discrete-time piecewise representation:
where
is the output port current expressed as a combination of two submodels are nonlinear dynamic parametric models based on the theory of Radial Basis Functions (RBF) [2] . They are linear combinations of gaussian functions whose arguments are the past 2 samples of the port current . Each basis function is properly centered in the vectors space of the voltage and current sequences and depends on the distance of the actual sequences from the center.
The above Piece-Wise RBF (PW-RBF) model (1) arises systematically as an approximation of the actual behavior of digital drivers and stems from the properties of such devices and of the RBF representations [3] . Piecewise model structure is also typical of other behavioral modeling approaches (e.g., see IBIS), which however are based on simplified equivalent circuits justified by empirical considerations.
The estimation of model (1) is carried out by a simple procedure [3] and is done by matching the output of the model to the output of actual drivers for suitable input signals. Port voltage and current waveforms involved in the estimation of parametric models are named identification signals. Submodels are obtained via effective estimation algorithms [4, 5] This modeling process has been developed and validated by applying it to several virtual and actual devices [6, 3] . Besides, it has been successfully applied to the modeling of commercial IBM drivers and receivers [7, 8] .
Receivers models
The development of behavioral models for input ports
¥ 2 § ¦ in the following) is rather straightforward because, in contrast with output ports, their operation is hardly influenced by the IC internal states.
For input port voltages in the range of power supply, receivers exhibit a mainly linear capacitive behavior, whereas outside such a range their behavior is dominated by the nonlinear protection circuits. This property and the physical structure of receivers suggest the following model representation It is ought to remark that a simple receiver model (the and a shunt nonlinear resistor belongs to the class defined by (2), as well. In fact, a capacitor and a nonlinear resistor are the simplest ¢ and ¢ ¡ submodels taking into account both the static and dynamic behavior of receivers. However, it can be verified that a ¢ # 4 model gives only a rough approximation of the receiver behavior. A better accuracy can be achieved by using for (2) the parametric model discussed above and defined by a linear ARX submodel and nonlinear RBF submodels.
As a last step of the modeling process, the estimated parametric models (2) are turned into equivalent circuits and implemented as SPICE-like subcircuits by following the same procedure described in Section 2.
Validation examples
In this section, we show some validation examples highlighting the accuracy of the proposed drivers and receivers models. The example models are estimated from the responses of the detailed transistor-level models (reference models hereafter) of the modeled devices and involve a commercial driver and some high speed IBM devices.
Example 1:
The first modeled device (MD1) is a commercial low-voltage CMOS driver, namely the 74LVC244. For this device, a transistor-level model (typical values of components) is available from the vendor, as well as an IBIS data set (version 2.1) including slow, typical and fast cases, that take into account the spreading of parameters due to the manufacturing process.
From the transistor-level model of MD1, we built a PW-RBF model (1) , that turns out to have a dynamic order composed of 10 and 15 basis functions, respectively. From the IBIS data set, we also built a typical, a slow and a fast IBIS model. All the above models are then implemented as SPICE-like subcircuits in order to compute their responses by using the same simulation environment.
In order to compare the accuracy of the PW-RBF model and of the IBIS models in predicting the actual behavior of MD1, we use a validation setup composed of an ideal transmission line (& '
7 68 ns) driven by MD1 and loaded by a $ pF capacitor. Figure 1 shows the MD1 port voltage response
predicted by the PW-RBF model and by the three IBIS models when the driver performs a Low-to-High transition (bit pattern "01"). From this Figure , it is clear that the PW-RBF model turns out to be very accurate and could be safely used to replace the transitorlevel model. However, IBIS models may lead to poor predictions, even if the parameter spreading is considered. , respectively. Figure 3 shows the validation setup devised for this example. It is based on a three-conductor lossy on-MCM interconnect (2 lands + reference plane) driven by two MD3 devices and terminated by 1 pF capacitors. The device on land #1 is active and sends a train pulse (bit pattern "011011101010000"), whereas the device on land #2 remains quiet in the Low logic state (bit pattern "000000000000000"). on both the active and the quiet land of the setup. This third comparison highlights that also the farend crosstalk signal, which is a sensitive quantity, can be carefully predicted by using PW-RBF models. , respectively). As a first validation, devised to stimuate the nearly linear behavior of the receiver, we drive a MD4 by the series connection of a 8 2 resistor and an ideal voltage source with a trapezoidal waveform (amplitude= $ V, transition time= $ 0 ) 1 ) ps). Figure 5 shows the @ 9 " waveform computed with the reference model and the two estimated models for this validation. The gain of accuracy of the parametric model can be clearly appreciated.
As a second and more realistic validation test, we use a $ 0 ) cm long lossy transmission line loaded by the MD4 and driven by the series connection of a and the parametric models. The accuracy of the proposed parametric model in both the linear and nonlinear region is clearly appreciable.
Accuracy and efficiency
From the validation curves of the previous section, the reader can appreciate the good accuracy of the proposed Besides, the proposed parametric models can be generated at low cost and their numerical efficiency is fairly good. The CPU time required by the estimation of the models of the previous section is some ten seconds on a Pentium-II PC @ 350 MHz. Simulation times for the generation of the curves of Fig. 4 are compared in Tab. 1 (same CPU). As a rule of thumb, the obtained models for both drivers and receivers are more than 20 times faster than the original transistor-level models. 
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